{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:06:34Z","timestamp":1725404794504},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548893","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T14:59:10Z","timestamp":1373381950000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["An effective solution for building memory BIST infrastructure based on fault periodicity"],"prefix":"10.1109","author":[{"given":"G.","family":"Harutyunyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Shoukourian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Vardanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.56"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649632"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"3","first-page":"67","article-title":"Full-speed field programmable memory bist supporting multi-level looping","author":"du","year":"2005","journal-title":"MTDT"},{"key":"2","first-page":"391","article-title":"A microcode-based memory BIST implementing modified march algorithm","author":"youn","year":"2001","journal-title":"ATS"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232242"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2184107"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000029458.57095.bb"},{"key":"6","first-page":"287","article-title":"Implementation of a flexible BIST architecture based on programmability of test operations, patterns and algorithms","author":"hakhumyan","year":"2011","journal-title":"CSIT"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584083"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307593"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5251-6"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1991","author":"goor de van","key":"8"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548893.pdf?arnumber=6548893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:58:59Z","timestamp":1490230739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548893","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}