{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T06:59:58Z","timestamp":1760425198359},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548894","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T10:59:10Z","timestamp":1373367550000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A built-in scheme for testing and repairing voltage regulators of low-power srams"],"prefix":"10.1109","author":[{"given":"L. B.","family":"Zordan","sequence":"first","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"A.","family":"Todri","sequence":"additional","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"N.","family":"Badereddine","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2011","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045084"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401578"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005814"},{"key":"6","article-title":"Statistical modeling for the minimum standby supply voltage of a full SRAM array","author":"wang","year":"2007","journal-title":"Proc 31st Eur Solid-State Circuits Conf"},{"key":"5","article-title":"Memory Leakage Reduction: SRAM and DRAM specific leakage reduction techniques","author":"narendra","year":"2005","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"9","first-page":"64","article-title":"Modeling and estimation of failure probability due to parameter variations in nanoscale SRAMs for yield enhancement","author":"mukhopadhyay","year":"2004","journal-title":"Proc of IEEE Symposium on VLSI Circuits"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488323"},{"key":"11","first-page":"187","article-title":"A 1. 2V 55mW 12bits self-calibrated dualresidue analog to digital converter in 90nm CMOS","author":"zjajo","year":"2011","journal-title":"Proc of IEEE ISLPED"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548894.pdf?arnumber=6548894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:59:01Z","timestamp":1490216341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548894","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}