{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T06:27:28Z","timestamp":1750746448036},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548905","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T10:59:10Z","timestamp":1373367550000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["3D-IC interconnect test, diagnosis, and repair"],"prefix":"10.1109","author":[{"family":"Chun-Chuan Chi","sequence":"first","affiliation":[]},{"family":"Cheng-Wen Wu","sequence":"additional","affiliation":[]},{"family":"Min-Jer Wang","sequence":"additional","affiliation":[]},{"family":"Hung-Chih Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"52","article-title":"Interconnect testing with boundary scan","author":"wagner","year":"1987","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2011","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198475"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346786"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"journal-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture IEEE 2001","year":"2001","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139181"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"5","article-title":"Handbook of 3D Integration -Technology and Applications of 3D Integrated Circuits","author":"garrou","year":"2008","journal-title":"Wiley-VCH Weinheim Germany"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299568"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248968"},{"key":"8","first-page":"1277","article-title":"Challenges and emerging solutions in testing tsv-based 2. 5d-and 3d-stacked ics","author":"marinissenin","year":"2012","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548905.pdf?arnumber=6548905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:59:16Z","timestamp":1490216356000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548905","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}