{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T06:07:27Z","timestamp":1725689247281},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548909","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T10:59:10Z","timestamp":1373367550000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Trading off area, yield and performance via hybrid redundancy in multi-core architectures"],"prefix":"10.1109","author":[{"family":"Yue Gao","sequence":"first","affiliation":[]},{"family":"Yang Zhang","sequence":"additional","affiliation":[]},{"family":"Da Cheng","sequence":"additional","affiliation":[]},{"given":"M. A.","family":"Breuer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378212"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484787"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250720"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.40"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.353"},{"key":"13","article-title":"Theory of logical partitioning of yield\/area maximization using redundancy","author":"mirza-aghatabar","year":"2011","journal-title":"IEEE Workshop on DFM&Y"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456998"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816024"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705342"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802354"},{"key":"22","article-title":"Big. LITTLE Processing with ARM Cortex-A15 & Cortex-A7","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/71.993206"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.1264795"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"journal-title":"The Battle of the Bridges","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176686"},{"key":"1","article-title":"Thousand core chips - A technology perspective","author":"borkar","year":"2007","journal-title":"DAC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"6","article-title":"Systematic mechanisms limited yield (SMLY) study","author":"leachman","year":"2003","journal-title":"Int'l SEMATECH"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240944"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364530"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548909.pdf?arnumber=6548909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:04:39Z","timestamp":1490216679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548909","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}