{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:56Z","timestamp":1763468156335},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548911","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T10:59:10Z","timestamp":1373367550000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["An IDDQ BIST approach to characterize phase-locked loop parameters"],"prefix":"10.1109","author":[{"given":"S.","family":"Maltabas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O. K.","family":"Ekekon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kulovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Meixner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Margala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-012-5313-4"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292205"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.705368"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5025-3"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705318"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803935"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048143"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5214-y"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234366"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643984"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253658"},{"journal-title":"Built-In Self-Test Solutions for High and Low Frequency Analog\/Mixed-Signal Circuits","year":"2012","author":"maltabas","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548911.pdf?arnumber=6548911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:10:15Z","timestamp":1490217015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548911","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}