{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:08:58Z","timestamp":1729670938444,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548915","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T14:59:10Z","timestamp":1373381950000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Enhanced algorithm of combining trace and scan signals in post-silicon validation"],"prefix":"10.1109","author":[{"family":"Kihyuk Han","sequence":"first","affiliation":[]},{"family":"Joon-Sung Yang","sequence":"additional","affiliation":[]},{"given":"J. A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2006.1717110"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.35"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090807"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8034-2"},{"key":"12","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans on Computer-Aided Design of Integ Circuits and Systems"},{"key":"3","first-page":"1","article-title":"Distributed embedded logic aanalysis for post-silicon validation of socs","author":"ko","year":"2008","journal-title":"Proc of IEEE International Test Conference"},{"key":"2","first-page":"892","article-title":"Silicon debug: Scan chains alone are not enough","author":"rootselaar","year":"1999","journal-title":"Proc of IEEE International Test Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139157"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512781"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/cce:20000608"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.57"},{"key":"9","first-page":"63","article-title":"Full hold-scan systems in microprocessor: Cost\/benefit analysis","volume":"8","author":"kuppuswamy","year":"2004","journal-title":"Intel Technology Jounal Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.205"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548915.pdf?arnumber=6548915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T15:58:07Z","timestamp":1498060687000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548915","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}