{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:03:04Z","timestamp":1729670584487,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548929","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T14:59:10Z","timestamp":1373381950000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Investigation of gate oxide short in FinFETs and the test methods for FinFET SRAMs"],"prefix":"10.1109","author":[{"family":"Chen-Wei Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. C.-T","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chih-Chieh Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404118"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169807"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1023\/A:1024683708105","article-title":"Modeling the random parameters effects in a non-split model of gate oxide short","volume":"19","author":"renovell","year":"2003","journal-title":"Journal of Electronic Testing"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257159"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852680"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510927"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529882"},{"key":"14","article-title":"The effects of gate oxide short in 6-transistors SRAM cell","author":"khari bin","year":"2004","journal-title":"IEEE International Semiconductor Electronics"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1117\/12.773593","article-title":"Measurement of high-k and metal film thickness on FinFET sidewalls using scatterometry","volume":"6922","author":"dziura","year":"2008","journal-title":"Proceedings of the SPIE"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1017\/S143192760808820X"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/4.634662"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1994.397195"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.294977"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2046988"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/43.21839"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176718"},{"key":"26","article-title":"An independent-gate FinFET SRAM cell for high data stability and enhanced integration density","author":"liu","year":"2007","journal-title":"International SOC Conference"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378629"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/16.974755"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.09.005"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2065170"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.942068"},{"key":"10","article-title":"FinFET with thin gate dielectric layer","author":"cartier","year":"2011","journal-title":"US 2011\/0175163 A1"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2099661"},{"key":"30","article-title":"Low-power and robust six-FinFET memory cell using selective gate-drain\/source overlap engineering","author":"tawfik","year":"2009","journal-title":"International Symposium on Integrated Circuits"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1088\/0268-1242\/24\/2\/025005","article-title":"The impact of line edge roughness on the stability of a FinFET SRAM","volume":"24","author":"yu","year":"2009","journal-title":"Semiconductor Science and Technology"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902166"},{"key":"32","first-page":"1","article-title":"The impact of device-width quantization on digital circuit design using FinFET structures","author":"sheikh","year":"2004","journal-title":"Proc EE241 Spring"},{"key":"5","article-title":"A 4. 6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479745"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176934"},{"key":"9","first-page":"998","article-title":"Dual stress capping layer enhancement study for hybrid orientation FinFET CMOS technology","author":"shin","year":"2005","journal-title":"IEDM Tech Dig"},{"key":"8","article-title":"CMOS Scaling beyond high-k and metal gates","author":"majhi","year":"2007","journal-title":"Future Fab Intl"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548929.pdf?arnumber=6548929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T15:58:10Z","timestamp":1498060690000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548929","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}