{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:36:37Z","timestamp":1729640197614,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548939","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T14:59:10Z","timestamp":1373381950000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Post-DfT-insertion retiming for delay recovery on inter-die paths in 3D ICs"],"prefix":"10.1109","author":[{"given":"B.","family":"Noia","sequence":"first","affiliation":[]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2012","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288591"},{"year":"2012","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693742"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292338"},{"journal-title":"IEEE Std 1500 IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits IEEE Press New York","year":"2005","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"6373","DOI":"10.1109\/43.62792","article-title":"Synchronous logic synthesis: Algorithms for cycletime minimization","volume":"10","author":"de micheli","year":"1991","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580087"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"year":"2011","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"1","first-page":"130","article-title":"8Gb 3d ddr3 dram using through-silicon-via technology","author":"kang","year":"2009","journal-title":"Proc Int l Solid-States Circuits Conf (ISSCC)"},{"key":"10","first-page":"4167","article-title":"Optimizing synchronous systems","volume":"1","author":"leiserson","year":"1983","journal-title":"J VLSI and Computer Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139180"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401568"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548939.pdf?arnumber=6548939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T15:58:08Z","timestamp":1498060688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548939","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}