{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:25:21Z","timestamp":1729614321896,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548941","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T10:59:10Z","timestamp":1373367550000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Test-cost optimization and test-flow selection for 3D-stacked ICs"],"prefix":"10.1109","author":[{"given":"M.","family":"Agrawal","sequence":"first","affiliation":[]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548941"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675742"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"},{"key":"14","first-page":"108","article-title":"Cost modeling and analysis for interposer-based three-dimensional ic","author":"chou","year":"2012","journal-title":"Proc VTS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.80"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"6","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1007\/978-3-540-30117-2_92","article-title":"Exploring potential benefits of 3d fpga integration","volume":"3203","author":"ababei","year":"2004","journal-title":"Field Programmable Logic and Application"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160177"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548941.pdf?arnumber=6548941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T11:58:07Z","timestamp":1498046287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548941","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}