{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T00:16:21Z","timestamp":1780359381887,"version":"3.54.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vts.2014.6818755","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T18:34:07Z","timestamp":1401474847000},"page":"1-6","source":"Crossref","is-referenced-by-count":15,"title":["Accelerated online error detection in many-core microprocessor architectures"],"prefix":"10.1109","author":[{"given":"Manolis","family":"Kaliorakis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mihalis","family":"Psarakis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nikos","family":"Foutris","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"17","first-page":"139","author":"gschwandtner","year":"2011","journal-title":"Performance Analysis and Benchmarking of the Intel SCC"},{"key":"15","year":"2012","journal-title":"The SCC Programmer's Guide"},{"key":"16","year":"0"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653581"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604071"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.118"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699277"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0559"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839486(410) 24"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763096"},{"key":"6","article-title":"The next generation of intel ixp network processors","volume":"6","author":"adiletta","year":"2002","journal-title":"Intel Technology Journal"},{"key":"5","year":"2008","journal-title":"OCTEON Plus CN58XX 4 to 16-Core MIPS64-Based SoCs"},{"key":"4","year":"2008","journal-title":"The Cisco quantumflow processor Cisco's next generation network processor"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"}],"event":{"name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2014,4,13]]},"end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 32nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811042\/6818727\/06818755.pdf?arnumber=6818755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:50:04Z","timestamp":1490284204000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vts.2014.6818755","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}