{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T10:12:35Z","timestamp":1778667155690,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vts.2014.6818764","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T14:34:07Z","timestamp":1401460447000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Test planning and test access mechanism design for stacked chips using ILP"],"prefix":"10.1109","author":[{"given":"Breeta","family":"SenGupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Larsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"14","author":"williams","year":"1985","journal-title":"Model Building in Mathematical Programming"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.111"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"2","article-title":"Semiconductor Industry Association (SIA)","year":"2011","journal-title":"The International Technology Roadmap for Semiconductors (ITRS)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"10","first-page":"220","article-title":"Test Architecture Design and Optimization for Three-Dimensional SoCs","author":"jiang","year":"2009","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"7","year":"2005","journal-title":"IEEE 1500"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5244-5"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"8","first-page":"265","article-title":"Resource allocation and test scheduling for concurrent test of core-based SOC design","author":"huang","year":"0","journal-title":"IEEE Asian Test Symposium (ATS) Nov 2001"}],"event":{"name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2014,4,13]]},"end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 32nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811042\/6818727\/06818764.pdf?arnumber=6818764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T14:02:54Z","timestamp":1490277774000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2014.6818764","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}