{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T06:03:42Z","timestamp":1746857022732},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vts.2014.6818771","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T18:34:07Z","timestamp":1401474847000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["Built-in self-test for manufacturing TSV defects before bonding"],"prefix":"10.1109","author":[{"given":"Giorgio","family":"Di Natale","sequence":"first","affiliation":[]},{"given":"Marie-lise","family":"Flottes","sequence":"additional","affiliation":[]},{"given":"Bruno","family":"Rouzeyre","sequence":"additional","affiliation":[]},{"given":"Hakim","family":"Zimouche","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.167"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2252056"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.225"},{"key":"1","article-title":"Slee Aware Buffer Insertion for Through-Silicon-Via-Based 3D ICs","author":"lee","year":"0","journal-title":"CICC 2012"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2013.6573611"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569389"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.92"},{"key":"4","article-title":"Design issues ans considerations for low-cost 3D TSV IC technology","author":"van der plas","year":"0","journal-title":"ISSCC 2010 Session 5 6"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5261-4"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2259626"}],"event":{"name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","start":{"date-parts":[[2014,4,13]]},"location":"Napa, CA, USA","end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 32nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811042\/6818727\/06818771.pdf?arnumber=6818771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:00:02Z","timestamp":1490284802000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vts.2014.6818771","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}