{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:29:17Z","timestamp":1725751757474},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vts.2014.6818787","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T14:34:07Z","timestamp":1401460447000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A 4-GHz universal high-frequency on-chip testing platform for IP validation"],"prefix":"10.1109","author":[{"given":"Ping-Lin","family":"Yang","sequence":"first","affiliation":[]},{"given":"Cheng-Chung","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ming-Zhang","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Sang-Hoo","family":"Dhong","sequence":"additional","affiliation":[]},{"given":"Chien-Min","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Ching-Nen","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/NESEA.2011.6144939"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.12"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271086"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232252"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"5","first-page":"198","article-title":"A Self-Test Methodology for IP Cores in Bus-Based Programmable SoCs","author":"huang","year":"0","journal-title":"VLSI Test Symposium (VTS) 2001"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.41"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176505"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011103"}],"event":{"name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","start":{"date-parts":[[2014,4,13]]},"location":"Napa, CA, USA","end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 32nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811042\/6818727\/06818787.pdf?arnumber=6818787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:05:03Z","timestamp":1490270703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vts.2014.6818787","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}