{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:54:55Z","timestamp":1730303695921,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vts.2014.6818789","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T14:34:07Z","timestamp":1401460447000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A shared memory based parallel diagnosis system"],"prefix":"10.1109","author":[{"given":"X.","family":"Cai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Gizdarski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Landau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470671"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699236"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401564"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5181-8"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/43.506139"},{"key":"15","first-page":"271","article-title":"A Gate-Level Method for Transistor-Level Bridging Fault Diagnosis","volume":"6","author":"fan","year":"2006","journal-title":"Proc of VLSI Test Symp"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.45"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5181-8"},{"key":"14","first-page":"253","article-title":"A Novel Stuck-at Based Method for Transistor Stuck-Open Fault Diagnosis","author":"fan","year":"2005","journal-title":"Proc of Intl Test Conf"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.83"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.59"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.2178587"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/92.766745"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.94"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600663"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.21"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/54.970425"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/54.32421"},{"key":"4","article-title":"Faster Defect Localization In nanometer Technology Based on Defectivce Cell Diagnosis","author":"sharma","year":"2007","journal-title":"Proc of ITC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"}],"event":{"name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","start":{"date-parts":[[2014,4,13]]},"location":"Napa, CA, USA","end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 32nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811042\/6818727\/06818789.pdf?arnumber=6818789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T11:55:04Z","timestamp":1490270104000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vts.2014.6818789","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}