{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:24:05Z","timestamp":1725697445358},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vts.2014.6818790","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T14:34:07Z","timestamp":1401460447000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["An efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit model"],"prefix":"10.1109","author":[{"given":"Cheng-Hung","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Cheng","family":"Lien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","first-page":"192","article-title":"Substantial Fault Pairs at-A-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method","author":"ye","year":"0","journal-title":"Proc Asian Test Symp 2010"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699237"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.80"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329502"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.17"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.13"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"1"},{"key":"10","first-page":"1","article-title":"Case study of yield learning through in-house flow of volume diagnosis","author":"hsueh","year":"0","journal-title":"Proc VLSI Design Automation and Test 2013"},{"key":"7","first-page":"1","article-title":"A logic diagnosis methodology for improved localization and extraction of accurate defect behavior","author":"desineni","year":"0","journal-title":"Proc Int'l Test Conf 2006"},{"key":"6","first-page":"902","article-title":"Machine learning-based volume diagnosis","author":"wang","year":"0","journal-title":"Proc Design Automation and Test in Europe 2009"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.11"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2193580"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401564"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2211093"}],"event":{"name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","start":{"date-parts":[[2014,4,13]]},"location":"Napa, CA, USA","end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 32nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811042\/6818727\/06818790.pdf?arnumber=6818790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T11:55:07Z","timestamp":1490270107000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vts.2014.6818790","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}