{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:35:28Z","timestamp":1725453328620},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116252","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A multi-layered methodology for defect-tolerance of datapath modules in processors"],"prefix":"10.1109","author":[{"given":"Hsunwei","family":"Hsiung","sequence":"first","affiliation":[]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Inside Nehalem: Intel's Future Processor and System","year":"2008","author":"kanter","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953293"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10011"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"ref14","article-title":"Dobule precision FPU","author":"lundgren","year":"2009","journal-title":"Opencores"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176686"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355594"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630243"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990668"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116252.pdf?arnumber=7116252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:47:18Z","timestamp":1490384838000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116252","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}