{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:23:54Z","timestamp":1725531834995},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116253","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["PPB: Partially-working processors binning for maximizing wafer utilization"],"prefix":"10.1109","author":[{"given":"Da","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ITRS 2011","year":"0","key":"ref10"},{"journal-title":"GPGPU-Sim 3 x","year":"0","key":"ref11"},{"key":"ref12","article-title":"Defect tolerance in homogeneous many-core processors using core-level redundancy with unified topology","author":"zhang","year":"2008","journal-title":"Proc DATE"},{"article-title":"Investigating Warp Size Impact in GPUs","year":"2012","author":"lashgar","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334298"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378212"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081441"},{"key":"ref5","article-title":"Optimizing Redundancy Design for Chip Multiprocessors for Flexible Utility Functions","author":"cheng","year":"2013","journal-title":"Proc Inil Test Conf"},{"key":"ref8","article-title":"Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling","author":"kumar","year":"2005","journal-title":"ISCA"},{"key":"ref7","article-title":"On the opportunity to improve system yield with multi-core architectures","author":"markovsky","year":"2007","journal-title":"International Workshop on Design for Manufacturability and Yield"},{"article-title":"Nvidia's Fermi GTX480 is broken and unfixable","year":"0","author":"demerjian","key":"ref2"},{"key":"ref1","article-title":"Exploiting microarchitectural redundancy for defect tolerance","author":"sivakumar","year":"2003","journal-title":"Proc ICCD"},{"journal-title":"Nvidia cuda sdk","year":"0","key":"ref9"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116253.pdf?arnumber=7116253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:25:36Z","timestamp":1490369136000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116253","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}