{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:12:05Z","timestamp":1755925925219,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116266","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["ExTest scheduling for 2.5D system-on-chip integrated circuits"],"prefix":"10.1109","author":[{"given":"Ran","family":"Wang","sequence":"first","affiliation":[]},{"family":"Guoliang Li","sequence":"additional","affiliation":[]},{"family":"Rui Li","sequence":"additional","affiliation":[]},{"family":"Jun Qian","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488767"},{"key":"ref3","first-page":"26","article-title":"3D IC Integration with TSV Interposers for High-Performance Applications","volume":"14","author":"lau","year":"2010","journal-title":"Chip Scale Review"},{"key":"ref10","first-page":"52","article-title":"Interconnect Testing with Boundary Scan","author":"wagner","year":"1987","journal-title":"IEEE Int Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898527"},{"journal-title":"XPress MP","year":"2012","key":"ref11"},{"key":"ref5","first-page":"847","article-title":"Silicon Interposer with TSV s (Through Silicon Vias) and Fine Multilayer Wiring","author":"sunohara","year":"2008","journal-title":"IEEE Electronic components and technology conference"},{"journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits","year":"2005","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550030"},{"key":"ref2","article-title":"A Silicon Interposer-based 2.5D-IC Design Flow, Going 3D by Evolution Rather than by Revolution","author":"jackson","year":"2011","journal-title":"3D Architectures for Semiconductor Integration and Packaging"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116266.pdf?arnumber=7116266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:37:32Z","timestamp":1490369852000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116266","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}