{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T22:22:12Z","timestamp":1751062932647},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116267","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Pulse shrinkage based pre-bond through silicon vias test in 3D IC"],"prefix":"10.1109","author":[{"family":"Chang Hao","sequence":"first","affiliation":[]},{"family":"Liang Huaguo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818771"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847816"},{"journal-title":"Digital Integrated Circuits","year":"1996","author":"demassa","key":"ref13"},{"journal-title":"PTM 45nm Predictive Technology Model","year":"0","key":"ref14"},{"journal-title":"Nangate Nangate 45 nm Open Cell Library","year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2298198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2316093"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2252056"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2259626"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref7","article-title":"3D-IC Defect Investigation","author":"parker","year":"2012","journal-title":"Provisional Report of the IEEE P1838 Defect Tiger Team"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651894"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834877"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116267.pdf?arnumber=7116267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:35:31Z","timestamp":1490384131000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116267","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}