{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:57:16Z","timestamp":1725458236539},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116268","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Testing of 3D-stacked ICs with hard- and soft-dies - a Particle Swarm Optimization based approach"],"prefix":"10.1109","author":[{"given":"Rajit","family":"Karmakar","sequence":"first","affiliation":[]},{"given":"Aditya","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160177"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548941"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231669"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2051732"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488968"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241859"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699219"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413172"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74205-0_107"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090661"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116268.pdf?arnumber=7116268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:35:32Z","timestamp":1490369732000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116268","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}