{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:45:36Z","timestamp":1725536736178},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116273","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["At-Product-Test Dedicated Adaptive supply-resonance suppression"],"prefix":"10.1109","author":[{"given":"Kohki","family":"Taniguchi","sequence":"first","affiliation":[]},{"given":"Noriyuki","family":"Miura","sequence":"additional","affiliation":[]},{"given":"Taisuke","family":"Hayashi","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Nagata","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469387"},{"key":"ref3","first-page":"286","article-title":"On-Die Supply-Resonance Suppression Using Band-Limited Active Damping","author":"xu","year":"2007","journal-title":"IEEE Intenational Solid-Stete Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"313","article-title":"Substrate Noise Reduction Using Active Guard Band Filters in Mixed-Signal Integrated Circuits","author":"fukuda","year":"1997","journal-title":"IEICE Trans Fundamentals"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332643"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108132"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834894"},{"key":"ref2","article-title":"Power Integrity Modeling and Design for Semiconductors and Systems","author":"swaminathan","year":"2007","journal-title":"Prentice Hall"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2009.5284607"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116273.pdf?arnumber=7116273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:45:43Z","timestamp":1490370343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116273","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}