{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:40Z","timestamp":1759146400831},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116275","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["Automated testing of mixed-signal integrated circuits by topology modification"],"prefix":"10.1109","author":[{"given":"Anthony","family":"Coyette","sequence":"first","affiliation":[]},{"given":"Baris","family":"Esen","sequence":"additional","affiliation":[]},{"given":"Ronny","family":"Vanhooren","sequence":"additional","affiliation":[]},{"given":"Wim","family":"Dobbelaere","sequence":"additional","affiliation":[]},{"given":"Georges","family":"Gielen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/19.206674"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2012.31"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000009312.02003.04"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139127"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-32500-X"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847817"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/82.728852"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1995.485326"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283707"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.902824"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583963"},{"key":"ref6","first-page":"652","article-title":"Analog circuit testing based on sensitivity computation and new circuit modeling","author":"hamida","year":"1993","journal-title":"Test Conference 1993 Proceedings International"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639692"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5274-z"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.827085"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580036"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548889"},{"key":"ref20","first-page":"626","article-title":"Idd pulse response testing on analog and digital cmos circuits","author":"beasley","year":"1993","journal-title":"Test Conference 1993 Proceedings International IEEE"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116275.pdf?arnumber=7116275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:30:05Z","timestamp":1490383805000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116275","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}