{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:17:36Z","timestamp":1761394656146},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116276","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Impact of parameter variations on FinFET faults"],"prefix":"10.1109","author":[{"given":"G.","family":"Harutyunyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Tshagharyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2010.5669144"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2009.5318794"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.33"},{"key":"ref6","first-page":"1","article-title":"Investigation of gate oxide short in FinFETs and the test methods for FinFET SRAMs","author":"lin","year":"2013","journal-title":"VLSI Test Symposium"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401565"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401565"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818747"},{"key":"ref2","first-page":"207","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","author":"king","year":"2005","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref9","first-page":"1","article-title":"Investigation of gate oxide short in FinFETs and the test methods for FinFET SRAMs","author":"lin","year":"2013","journal-title":"VLSI Test Symposium"},{"key":"ref1","first-page":"67","article-title":"Sub 50-nm FinFET: PMOS","author":"huang","year":"1999","journal-title":"International Electron Devices Meeting Technical Digest"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116276.pdf?arnumber=7116276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:33:28Z","timestamp":1490369608000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116276","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}