{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:44:28Z","timestamp":1729651468621,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116286","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Abstraction-based relation mining for functional test generation"],"prefix":"10.1109","author":[{"given":"Kelson","family":"Gent","sequence":"first","affiliation":[]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref10","article-title":"Verilator"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1007\/3-540-48153-2_22","article-title":"Program slicing of hardware description languages","volume":"1703","author":"clarke","year":"1999","journal-title":"Correct Hardware Design and Verification Methods"},{"journal-title":"Data Mining in Constrained Random Verification","year":"2008","author":"guzey","key":"ref12"},{"key":"ref13","first-page":"1125","article-title":"Itc99 benchmark circuits - preliminary results","author":"davidson","year":"1999","journal-title":"Proc Int Symp Circuits & Systems"},{"year":"0","key":"ref14","article-title":"OpenRISC web page"},{"key":"ref4","article-title":"Design validation of rtl circuits using evolutionary swarm intelligence","author":"min","year":"2012","journal-title":"Proc Int Test Conf"},{"key":"ref3","first-page":"1","article-title":"Efficient validation input generation in rtl by hybridized source code analysis","author":"liu","year":"2011","journal-title":"Proc Design Automation & Test Europe Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.52"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.51"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1460299.1460314"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/390013.808479"},{"journal-title":"Software Testing Techniques","year":"1990","author":"beizer","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569832"},{"article-title":"A Simple, Fast Dominance Algorithm","year":"0","author":"cooper","key":"ref9"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116286.pdf?arnumber=7116286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T13:23:33Z","timestamp":1498224213000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116286","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}