{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:31:38Z","timestamp":1725489098099},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116287","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Random pattern generation for post-silicon validation of DDR3 SDRAM"],"prefix":"10.1109","author":[{"given":"Hao-Yu","family":"Yang","sequence":"first","affiliation":[]},{"given":"Shih-Hua","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Tzu-Hsuan","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chi-Hung","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"JEDEC Standard Low Power DDR3 SDRAM JESD209–3B JEDEC Solid State Technology Association","first-page":"1","year":"2013","key":"ref10"},{"journal-title":"JEDEC Standard DDR4 SDRAM JESD79–4 JEDEC Solid State Technology Association","first-page":"1","year":"2012","key":"ref11"},{"journal-title":"CSV","year":"0","key":"ref12"},{"journal-title":"ADVENTEST","year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040229"},{"key":"ref3","article-title":"Deep Trench DRAM Process on SOI for Low Leakage DRAM Cell","author":"alsmeier","year":"1997","journal-title":"US Patent"},{"journal-title":"JEDEC Standard Memory Configurations JESD21-C JEDEC Solid State Technology Association","year":"2004","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.4028\/www.scientific.net\/AMR.816-817.101"},{"journal-title":"JEDEC Standard DDR2 SDRAM JESD79–2F JEDEC Solid State Technology Association","first-page":"1","year":"2009","key":"ref8"},{"journal-title":"JEDEC Standard Double Date Rate (DDR) SDRAM JESD79F JEDEC Solid State Technology Association","first-page":"1","year":"2008","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383330"},{"key":"ref1","article-title":"Field-effect Transistor Memory","author":"dennard","year":"1968","journal-title":"US Patent"},{"journal-title":"JEDEC Standard DDR3 SDRAM JESD79–3F JEDEC Solid State Technology Association","first-page":"1","year":"2012","key":"ref9"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116287.pdf?arnumber=7116287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:30:01Z","timestamp":1490383801000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116287","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}