{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:59:43Z","timestamp":1725713983568},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116288","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["UPF-based formal verification of low power techniques in modern processors"],"prefix":"10.1109","author":[{"given":"Reza","family":"Sharafinejad","sequence":"first","affiliation":[]},{"given":"Bijan","family":"Alizadeh","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2410-9"},{"journal-title":"GRLIB IP Core User's Manual Version 1 3 7-B4144","year":"0","key":"ref11"},{"key":"ref12","first-page":"68","article-title":"Automatic verification of pipelined microprocessor control","author":"burch","year":"1994","journal-title":"proceedings of the International Conference on Computer-Aided Verification (CAV'94)"},{"journal-title":"Mips32 Architecture","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348841"},{"year":"0","key":"ref4"},{"journal-title":"IEEE Press 2013","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2267454"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0352"},{"journal-title":"UCLID Ver 1 0","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783382"},{"key":"ref2","article-title":"Low power design and verification techniques","author":"baily","year":"0","journal-title":"White Paper Mentor Graphics"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0872-7"},{"journal-title":"UCLID ver 3 0","year":"0","key":"ref9"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116288.pdf?arnumber=7116288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:25:34Z","timestamp":1490369134000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116288","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}