{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:55:03Z","timestamp":1725533703466},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116289","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["MBIST and statistical hypothesis test for time dependent dielectric breakdowns due to GOBD vs. BTDDB in an SRAM array"],"prefix":"10.1109","author":[{"given":"Woongrae","family":"Kim","sequence":"first","affiliation":[]},{"given":"Chang-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Soonyoung","family":"Cha","sequence":"additional","affiliation":[]},{"given":"Linda","family":"Milor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"132","article-title":"Analysis of resistive-bridging defects in SRAM core-cells: A comparative study from 90nm down to 40nm technology nodes","author":"alves fonseca","year":"2010","journal-title":"Proc IEEE European Test Symp"},{"year":"0","journal-title":"Memory compiler","key":"ref11"},{"key":"ref12","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Int Workshop on Workload Characterization"},{"year":"0","journal-title":"Leon3 Processor","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/MSP.2004.1311137"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ICCD.2012.6378651"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/IWASI.2013.6576097"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/IIRW.2014.7049521"},{"key":"ref5","article-title":"Microprocessor aging analysis and reliability modeling due to back-end weraout mechanisms","author":"chen","year":"2015","journal-title":"IEEE Trans VLSI"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/66.382283"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/54.211524"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/VTS.2014.6818746"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TVLSI.2011.2119500"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/VTEST.1996.510847"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116289.pdf?arnumber=7116289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,17]],"date-time":"2020-09-17T16:38:12Z","timestamp":1600360692000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7116289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116289","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}