{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:41:22Z","timestamp":1725626482226},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116291","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Integral impact of BTI and voltage temperature variation on SRAM sense amplifier"],"prefix":"10.1109","author":[{"given":"Innocent","family":"Agbo","sequence":"first","affiliation":[]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]},{"given":"Halil","family":"Kukner","sequence":"additional","affiliation":[]},{"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Predictive Technology Model","year":"0","key":"ref31"},{"article-title":"Variability-aware design of low power SRAM memories","year":"2009","author":"cosemans","key":"ref30"},{"key":"ref10","first-page":"381","article-title":"Disorder-Controlled-Kinetics Model NBTI and its Experimental Verification","author":"kackzar","year":"2005","journal-title":"IPRS"},{"key":"ref11","article-title":"A comparative study of NBTI and PBTI in SiO2\/HfO2 stacks with FUSI, TiN gates","author":"zafar","year":"2006","journal-title":"Pro of VLSI Technology Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231060"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783193"},{"key":"ref14","first-page":"152","article-title":"From Mean Values to Distribution of BTI Lifetime of Deeply scaled FETs through Atomistic Understanding of the Degradation","author":"luque","year":"2011","journal-title":"Symp on VLSI Tech"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269296"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2136316"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref19","article-title":"Mechanism of Increase in SRAM VMIN Due to Negative-Bias Temperature Instability","author":"carlson","year":"2007","journal-title":"IEEE TDMR"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-6706-3","article-title":"Testing Static Random Access Memories: Defects, Fault Models and Test Patterns","author":"hamdioui","year":"2004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090694"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609444"},{"key":"ref29","article-title":"BTI reliability from Planar to FinFET nodes: Will the next node be more or less reliable","author":"kukner","year":"2014","journal-title":"MedIA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1971.17207"},{"key":"ref7","first-page":"730","article-title":"Estimation of Statistical Variation in Temporal NBTI Degradation and Its Impact on Lifetime Circuit Performance","author":"kang","year":"2005","journal-title":"ICCD"},{"key":"ref2","article-title":"Micro architecture and Design Challenges for Giga scale Integration","author":"borkar","year":"2004","journal-title":"Proc of international symposium of micro-architectures"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2138250"},{"journal-title":"ITRS","article-title":"International Technology Roadmap for Semiconductor 2004","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.03.016"},{"key":"ref22","article-title":"Atomistic Pseudo-Transient BTI Simulation with Inherent Workload Memory","author":"rodopoulos","year":"2014","journal-title":"IEEE TDMR"},{"key":"ref21","article-title":"Impact of Partial Resistive Defects and Bias Temperature Defects and Bias Temperature Instability on SRAM Decoder Reliability","author":"khan","year":"2012","journal-title":"Pro of 7th IDT"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187515"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.044"},{"key":"ref26","article-title":"Comparison of Reaction-Diffusion and Atomistic Trap-based Models for Logic Gates","author":"kukner","year":"2013","journal-title":"IEEE TDMR"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2013.6727094"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116291.pdf?arnumber=7116291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T13:23:32Z","timestamp":1498224212000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116291","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}