{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T06:30:44Z","timestamp":1725085844842},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116292","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"source":"Crossref","is-referenced-by-count":14,"title":["A robust digital sensor IP and sensor insertion flow for in-situ path timing slack monitoring in SoCs"],"prefix":"10.1109","author":[{"given":"M.","family":"Sadi","sequence":"first","affiliation":[]},{"given":"L.","family":"Winemberg","sequence":"additional","affiliation":[]},{"given":"M.","family":"Tehranipoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2031789"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.72"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323195"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593205"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433996"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2101089"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401593"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2125994"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651924"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629293"},{"key":"ref4","article-title":"Scan-based Speed-path Debug for a Microprocessor","author":"zeng","year":"2011","journal-title":"IEEE Design & Test of Computers"},{"key":"ref27","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548901"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691098"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/VTS.2011.5783761","article-title":"Efficient and product-representative timing model validation","author":"jang","year":"2011","journal-title":"VLSI Test Symposium (VTS) 2011 IEEE 29th"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2138250"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2057230"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158124"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.64"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450521"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355542"},{"key":"ref26","year":"0"},{"key":"ref25","year":"0"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2015,4,27]]},"end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116292.pdf?arnumber=7116292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T13:23:33Z","timestamp":1498224213000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116292","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}