{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:37:03Z","timestamp":1729636623097,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116293","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Scalability study of PSANDE: Power supply analysis for noise and delay estimation"],"prefix":"10.1109","author":[{"given":"Sushmita Kadiyala","family":"Rao","sequence":"first","affiliation":[]},{"given":"Bharath","family":"Shivashankar","sequence":"additional","affiliation":[]},{"given":"Ryan","family":"Robucci","sequence":"additional","affiliation":[]},{"given":"Nilanjan","family":"Banerjee","sequence":"additional","affiliation":[]},{"given":"Chintan","family":"Patel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SPI.2009.5089853"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808445"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364417"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.76"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484837"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.45"},{"key":"ref16","first-page":"597","article-title":"Fast, layout-aware validation of test-vectors for nanometer-related timing failures","author":"kokrady","year":"2004","journal-title":"VLSI Design 2004 Proceedings 17th International Conference on"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2007.4429062"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.924055"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560093"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-9318-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231066"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5092-0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878270"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.89"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548903"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/s10836-013-5425-5","article-title":"Simulation Based Framework for Accurately Estimating Dynamic Pow-er-Supply Noise and Path Delay","volume":"30","author":"rao","year":"2014","journal-title":"Journal of Electronic Testing"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.78"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802271"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116293.pdf?arnumber=7116293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T13:23:32Z","timestamp":1498224212000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116293","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}