{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:11:53Z","timestamp":1725466313170},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116297","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T15:32:59Z","timestamp":1433950379000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Test vector omission with minimal sets of simulated faults"],"prefix":"10.1109","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655916"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144258"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843847"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.908476"},{"key":"ref14","first-page":"293","article-title":"Reverse Order Restoration Based Static Test Compaction for Synchronous Sequential Circuits","author":"guo","year":"2003","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268848"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2253499"},{"key":"ref4","first-page":"170","article-title":"Dynamic Test Sequence Compaction for Sequential Circuits","author":"raghunathan","year":"1996","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref3","first-page":"166","article-title":"Methods for Dynamic Test Vector Compaction in Sequential Test Generation","author":"lambert","year":"1996","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.568942"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240558"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628895"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527394"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122533"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639685"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116297.pdf?arnumber=7116297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:45:43Z","timestamp":1490370343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116297","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}