{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:58:15Z","timestamp":1725508695041},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vts.2015.7116303","type":"proceedings-article","created":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T19:32:59Z","timestamp":1433964779000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Efficient built-in self test of regular logic characterization vehicles"],"prefix":"10.1109","author":[{"given":"Ben","family":"Niewenhuis","sequence":"first","affiliation":[]},{"given":"R. D.","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214372"},{"key":"ref11","first-page":"117","article-title":"An effective bist architecture for fast multiplier cores","author":"paschalis","year":"1999","journal-title":"Design Automation and Test in Europe Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670902"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628897"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/66.964320"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.117"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223651"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2002.1193195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270228"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627321"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.21818"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035345"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.295041"}],"event":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2015,4,27]]},"location":"Napa, CA, USA","end":{"date-parts":[[2015,4,29]]}},"container-title":["2015 IEEE 33rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7104933\/7116233\/07116303.pdf?arnumber=7116303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:35:33Z","timestamp":1490384133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vts.2015.7116303","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}