{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:41:34Z","timestamp":1776530494972,"version":"3.51.2"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/vts.2016.7477289","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:12Z","timestamp":1464294432000},"page":"1-6","source":"Crossref","is-referenced-by-count":19,"title":["A programmable method for low-power scan shift in SoC integrated circuits"],"prefix":"10.1109","author":[{"given":"Ran","family":"Wang","sequence":"first","affiliation":[]},{"given":"Bonita","family":"Bhaskaran","sequence":"additional","affiliation":[]},{"given":"Karthikeyan","family":"Natarajan","sequence":"additional","affiliation":[]},{"given":"Ayub","family":"Abdollahian","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Narayanun","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Sanghani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040135"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116266"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/0095-8956(90)90132-J"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401532"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.50"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.29"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085417"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.54"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700573"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401549"},{"key":"ref4","article-title":"Thermal-Aware Testing of Network-on-Chip using Multiple-Frequency Clocking","author":"liu","year":"2006","journal-title":"IEEE VLSI Test Symposium"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847893"},{"key":"ref6","year":"0","journal-title":"International Technology Roadmap for Semiconductor"},{"key":"ref5","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref8","article-title":"Testing the AMD FIJI GPU in the 3rd Dimension","author":"rearick","year":"2015","journal-title":"Keynote Speech ITC 3D Test Workshop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977293"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550030"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548903"}],"event":{"name":"2016 IEEE 34th VLSI Test Symposium (VTS)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2016,4,25]]},"end":{"date-parts":[[2016,4,27]]}},"container-title":["2016 IEEE 34th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7469602\/7477250\/07477289.pdf?arnumber=7477289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T20:07:23Z","timestamp":1474661243000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2016.7477289","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}