{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:57:38Z","timestamp":1742389058385},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/vts.2016.7477290","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:12Z","timestamp":1464280032000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic docking architecture for concurrent testing and peak power reduction"],"prefix":"10.1109","author":[{"given":"Milind","family":"Sonawane","sequence":"first","affiliation":[]},{"given":"Pavan","family":"Kumar Datla Jagannadha","sequence":"additional","affiliation":[]},{"given":"Sailendra","family":"Chadalavada","sequence":"additional","affiliation":[]},{"given":"Shantanu","family":"Sarangi","sequence":"additional","affiliation":[]},{"given":"Mahmut","family":"Yilmaz","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Sanghani","sequence":"additional","affiliation":[]},{"given":"Kathikeyan","family":"Natarajan","sequence":"additional","affiliation":[]},{"given":"Jonathon E.","family":"Colburn","sequence":"additional","affiliation":[]},{"given":"Anubhav","family":"Sinha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.801102"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894298"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812650"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.15"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783724"},{"key":"ref15","article-title":"Optimizing Test Time using a Scan Deserializer\/Serializer Architecture Enhanced for Large GPU Designs","author":"sonawane","year":"0","journal-title":"SNUG 2012"},{"key":"ref16","article-title":"A clock-gating based capture power droop reduction methodology for at-speed scan testing","author":"yang","year":"2007","journal-title":"DAT in Europe Conference & Exhibition (DATE)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035294"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837366"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045139"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387393"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313222"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5159-6"},{"key":"ref7","first-page":"262","article-title":"Low-power scan by partitioning and scan hold","author":"arvaniti","year":"2002","journal-title":"Design and Diagnositcs of Electronic Circuits & Systems IEEE 15th International Symposium"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271086"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639613"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181731"}],"event":{"name":"2016 IEEE 34th VLSI Test Symposium (VTS)","start":{"date-parts":[[2016,4,25]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2016,4,27]]}},"container-title":["2016 IEEE 34th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7469602\/7477250\/07477290.pdf?arnumber=7477290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T16:07:23Z","timestamp":1474646843000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2016.7477290","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}