{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:29:29Z","timestamp":1729643369062,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/vts.2016.7477300","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:12Z","timestamp":1464294432000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Microprocessor reliability-performance tradeoffs assessment at the microarchitecture level"],"prefix":"10.1109","author":[{"given":"Sotiris","family":"Tselonis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manolis","family":"Kaliorakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikos","family":"Foutris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Papadimitriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.188"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168940"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"ref14","article-title":"Transient Fault Models and AVF Estimation Revisited","author":"george","year":"0","journal-title":"DSN 2010"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315134"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657044"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873686"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.28"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref20","article-title":"An Integrated Simulation Infrastructure for the Entire Memory Hierarchy: cache, DRAM, non-volatile memory, and disk","volume":"17","author":"stevens","year":"2013","journal-title":"Intel Technology Journal"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.34"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"}],"event":{"name":"2016 IEEE 34th VLSI Test Symposium (VTS)","start":{"date-parts":[[2016,4,25]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2016,4,27]]}},"container-title":["2016 IEEE 34th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7469602\/7477250\/07477300.pdf?arnumber=7477300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T20:07:26Z","timestamp":1474661246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vts.2016.7477300","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}