{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:38Z","timestamp":1773193598592,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/vts.2016.7477302","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:12Z","timestamp":1464294432000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["ECC-ASPIRIN: An ECC-assisted post-package repair scheme for aging errors in DRAMs"],"prefix":"10.1109","author":[{"given":"Dae-Hyun","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linda S.","family":"Milor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"2190","article-title":"Multipel Error Correction","volume":"13","author":"bachman","year":"1971","journal-title":"IBM Tech Disclosure Bull"},{"key":"ref11","year":"2011","journal-title":"K4B2G0846D 2Gb DDR3 SDRAM datasheet Rev 1 13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2015.7437085"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref14","first-page":"831","article-title":"A 512-Mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques","volume":"41","author":"park","year":"2006","journal-title":"IEEE JSSC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.144"},{"key":"ref16","article-title":"A Low Power and Highly Reliable 400Mbps Mobile DDR SDRAM with On-Chip Distributed ECC","author":"kim","year":"2007","journal-title":"Proc IEEE ASSCC"},{"key":"ref17","author":"jacob","year":"2010","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831841"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401576"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref5","article-title":"An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement","author":"su","year":"2005","journal-title":"Proc DFT"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619748"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1109\/4.982432","article-title":"A Post-Package Bit-Repair Scheme Using Static Latches With Bipolar-Voltage Programmable Antifuse Circuit for High-Density DRAMs","volume":"37","author":"wee","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.20"}],"event":{"name":"2016 IEEE 34th VLSI Test Symposium (VTS)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2016,4,25]]},"end":{"date-parts":[[2016,4,27]]}},"container-title":["2016 IEEE 34th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7469602\/7477250\/07477302.pdf?arnumber=7477302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:08:45Z","timestamp":1498316925000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vts.2016.7477302","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}