{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:15:50Z","timestamp":1725426950913},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/vts.2016.7477308","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:12Z","timestamp":1464294432000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Flexible scan interface architecture for complex SoCs"],"prefix":"10.1109","author":[{"given":"Milind","family":"Sonawane","sequence":"first","affiliation":[]},{"given":"Sailendra","family":"Chadalavada","sequence":"additional","affiliation":[]},{"given":"Shantanu","family":"Sarangi","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Sanghani","sequence":"additional","affiliation":[]},{"given":"Mahmut","family":"Yilmaz","sequence":"additional","affiliation":[]},{"given":"Pavan","family":"Kumar Datla Jagannadha","sequence":"additional","affiliation":[]},{"given":"Jonathon E.","family":"Colburn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCAD.2008.925794"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/MDT.2009.65"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TEST.2009.5355560"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TEST.2014.7035294"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCAD.2004.826558"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCAD.2015.2432133"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/MDAT.2015.2424422"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/VTS.2011.5783724"},{"year":"2012","author":"sonawane","journal-title":"Optimizing Test Time using a Scan Deserializer\/Serializer Architecture Enhanced for Large GPU Designs","key":"ref18"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TEST.2003.1271086"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCAD.2003.810737"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TVLSI.2004.834228"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TEST.2004.1387393"},{"key":"ref8","article-title":"Test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of SoCs","author":"xu","year":"2007","journal-title":"IEEE International Test Conference"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/DATE.2005.231"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ATS.2002.1181731"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TEST.1997.639613"},{"key":"ref9","article-title":"Test cost reduction for the AMD Athlon processor using test partitioning","author":"sehgal","year":"2007","journal-title":"IEEE International Test Conference"}],"event":{"name":"2016 IEEE 34th VLSI Test Symposium (VTS)","start":{"date-parts":[[2016,4,25]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2016,4,27]]}},"container-title":["2016 IEEE 34th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7469602\/7477250\/07477308.pdf?arnumber=7477308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T20:07:28Z","timestamp":1474661248000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vts.2016.7477308","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}