{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:09:37Z","timestamp":1725548977093},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/vts.2016.7477310","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:12Z","timestamp":1464294432000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Test method and scheme for low-power validation in modern SOC integrated circuits"],"prefix":"10.1109","author":[{"given":"Bonita","family":"Bhaskaran","sequence":"first","affiliation":[]},{"given":"Amit","family":"Sanghani","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Narayanun","sequence":"additional","affiliation":[]},{"given":"Ayub","family":"Abdollahian","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Laknaur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231101"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401559"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401548"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139164"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035296"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.46"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401549"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378488"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401532"},{"key":"ref7","article-title":"Lessons from At-Speed Scan Deployment on an Intel Itanium Microprocessor","author":"pant","year":"2010","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.65"},{"key":"ref1","article-title":"A Clock-gating Based Capture Power Droop Reduction Methodology for At-Speed Scan Testing","author":"yang","year":"2011","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548903"}],"event":{"name":"2016 IEEE 34th VLSI Test Symposium (VTS)","start":{"date-parts":[[2016,4,25]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2016,4,27]]}},"container-title":["2016 IEEE 34th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7469602\/7477250\/07477310.pdf?arnumber=7477310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T20:07:29Z","timestamp":1474661249000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2016.7477310","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}