{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:27Z","timestamp":1781886627474,"version":"3.54.5"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/vts.2016.7477314","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:12Z","timestamp":1464294432000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Test-point insertion efficiency analysis for LBIST applications"],"prefix":"10.1109","author":[{"given":"Miao Tony","family":"He","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gustavo K.","family":"Contreras","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dat","family":"Tran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"LeRoy","family":"Winemberg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","article-title":"test point placement to simplify fault detection","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref12","first-page":"274","article-title":"Random Pattern Testability by Fast Fault Simulation","author":"briers","year":"1986","journal-title":"Proc of International Test Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82333"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510828"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041754"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176793"},{"key":"ref17","first-page":"506","article-title":"Timing-Driven Test Point Insertion for Full-Scan and Partial-Scan BIST","author":"cheng","year":"1995","journal-title":"Proc of International Test Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470660"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268981"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315151"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085415"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923409"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207808"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527991"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"},{"key":"ref1","first-page":"200","article-title":"Self-Testing of Multiple Chip Module","author":"bardel","year":"1982","journal-title":"Proc of International Test Conference"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.189"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260953"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355747"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805649"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref26","article-title":"DFT Compiler, DFTMAX, and DFTMAX Ultra User Guide","year":"2014","journal-title":"Version"},{"key":"ref25","author":"bushnell","year":"2000","journal-title":"Essentials of Electronics Testing"}],"event":{"name":"2016 IEEE 34th VLSI Test Symposium (VTS)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2016,4,25]]},"end":{"date-parts":[[2016,4,27]]}},"container-title":["2016 IEEE 34th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7469602\/7477250\/07477314.pdf?arnumber=7477314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:08:44Z","timestamp":1498316924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vts.2016.7477314","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}