{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T06:07:21Z","timestamp":1748585241843},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vts.2017.7928925","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T22:35:20Z","timestamp":1495146920000},"source":"Crossref","is-referenced-by-count":9,"title":["Methodology of generating dual-cell-aware tests"],"prefix":"10.1109","author":[{"family":"Yu-Hao Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ching-Ho Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tse-Wei Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu-Teng Nien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ying-Yen Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Max","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jih-Nung Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116301"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355741"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699229"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139151"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401533"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847814"},{"key":"ref18","first-page":"44","year":"2014","journal-title":"Tessent Scan and ATPG Users Manual"},{"key":"ref19","year":"2015","journal-title":"Virtuoso Layout Suite L User Guide 6th ed Cadence Design System Inc"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114503"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470645"},{"key":"ref6","first-page":"1","article-title":"Evaluating the effectiveness of physically-aware n-detect test using real silicon","author":"lin","year":"2008","journal-title":"2008 IEEE InternationalTest Conference"},{"key":"ref5","first-page":"669","article-title":"Evaluation of the quality of n-detect scan atpg patterns on a processor","author":"amyeen","year":"2004","journal-title":"Test Conference 2004 Proceedings ITC 2004 International"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref7","first-page":"7","article-title":"Gate exhaustive testing","author":"cho","year":"2005","journal-title":"IEEE International Conference on TEST"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766662"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207853"},{"key":"ref20","article-title":"Calibre xRC Users Manual","year":"2012","journal-title":"2 ed Mentor Graphics Corporation"},{"key":"ref22","first-page":"215","year":"2014","journal-title":"Tessent CellModelGen Tool Reference"},{"key":"ref21","article-title":"HSPICE User Guide: Basic Simulation and Analysis","year":"2014","journal-title":"Version j-2014 09 ed Synopsys Inc"}],"event":{"name":"2017 IEEE 35th VLSI Test Symposium (VTS)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2017,4,9]]},"end":{"date-parts":[[2017,4,12]]}},"container-title":["2017 IEEE 35th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921795\/7928905\/07928925.pdf?arnumber=7928925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T04:21:29Z","timestamp":1496204489000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7928925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vts.2017.7928925","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}