{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:26:16Z","timestamp":1725438376160},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vts.2017.7928935","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T22:35:20Z","timestamp":1495146920000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A methodology for estimating memory lifetime using a system-level accelerated life test and error-correcting codes"],"prefix":"10.1109","author":[{"given":"Dae-Hyun","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linda","family":"Milor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831874"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477302"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2015.7105185"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.805612"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2016.7845385"},{"key":"ref3","article-title":"Product-level reliability estimator with budget-based reliability management in 20nm technology","author":"ahn","year":"2015","journal-title":"Proc IEEE Reliab Phys Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936398"},{"key":"ref5","article-title":"Managing performance-reliability tradeoffs in multicore processors","author":"song","year":"2015","journal-title":"Proc IEEE Reliab Phys Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2005.1452230"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251187"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112669"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.09.017"},{"journal-title":"Leon3 Processor","year":"0","key":"ref9"}],"event":{"name":"2017 IEEE 35th VLSI Test Symposium (VTS)","start":{"date-parts":[[2017,4,9]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2017,4,12]]}},"container-title":["2017 IEEE 35th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921795\/7928905\/07928935.pdf?arnumber=7928935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T02:30:23Z","timestamp":1506997823000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7928935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vts.2017.7928935","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}