{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:08:26Z","timestamp":1781885306677,"version":"3.54.5"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vts.2017.7928936","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T18:35:20Z","timestamp":1495132520000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["At-speed capture global noise reduction & low-power memory test architecture"],"prefix":"10.1109","author":[{"given":"Bonita","family":"Bhaskaran","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sailendra","family":"Chadalavada","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shantanu","family":"Sarangi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nithin","family":"Valentine","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Venkat Abilash Reddy","family":"Nerallapally","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ayub","family":"Abdollahian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A Clock-gating Based Capture Power Droop Reduction Methodology for At-Speed Scan Testing","author":"yang","year":"2011","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477289"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364543"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.27"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450516"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479198"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401559"},{"key":"ref2","article-title":"Dynamic Clocking Architecture for Concurrent Testing and Peak Power Reduction","author":"sonawane","year":"2016","journal-title":"IEEE VLSI Test Symposium"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035294"},{"key":"ref1","article-title":"Test Method and Scheme for Low-Power Validation in Moder SOC Integrated Circuts","author":"bhaskaran","year":"2016","journal-title":"IEEE VLSI Test Symposium"}],"event":{"name":"2017 IEEE 35th VLSI Test Symposium (VTS)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2017,4,9]]},"end":{"date-parts":[[2017,4,12]]}},"container-title":["2017 IEEE 35th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921795\/7928905\/07928936.pdf?arnumber=7928936","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T00:24:50Z","timestamp":1496190290000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7928936\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vts.2017.7928936","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}