{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T22:44:20Z","timestamp":1752101060983,"version":"3.28.0"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vts.2017.7928940","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T22:35:20Z","timestamp":1495146920000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Performance-aware reliability assessment of heterogeneous chips"],"prefix":"10.1109","author":[{"given":"Athanasios","family":"Chatzidimitriou","sequence":"first","affiliation":[]},{"given":"Manolis","family":"Kaliorakis","sequence":"additional","affiliation":[]},{"given":"Sotiris","family":"Tselonis","sequence":"additional","affiliation":[]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844486"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150990"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081435"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621134"},{"key":"ref30","article-title":"Statistical fault injection-based AVF analysis of a GPU architecture","author":"farazmand","year":"2012","journal-title":"SELSE"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189208"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485947"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983054"},{"key":"ref34","article-title":"Architectural vulnerability modeling and analysis of integrated graphics processors","author":"jeon","year":"2013","journal-title":"SELSE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150990"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.28"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482075"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.60"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2375232"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315134"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CODESISSS.2015.7331384"},{"journal-title":"NVIDIA CUDA SDK 4 2","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675145"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.13"},{"key":"ref29","article-title":"SASSIFI: Evaluating resilience of GPU applications","author":"hari","year":"2015","journal-title":"SELSE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189208"},{"key":"ref20","article-title":"Transient fault models and AVF estimation revisited","author":"george","year":"2010","journal-title":"DSN"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.15"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.19"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"ref25","article-title":"The Gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Arch News"}],"event":{"name":"2017 IEEE 35th VLSI Test Symposium (VTS)","start":{"date-parts":[[2017,4,9]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2017,4,12]]}},"container-title":["2017 IEEE 35th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921795\/7928905\/07928940.pdf?arnumber=7928940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T02:02:43Z","timestamp":1506996163000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7928940\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/vts.2017.7928940","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}