{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:17:10Z","timestamp":1725387430840},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/vts.2017.7928942","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T22:35:20Z","timestamp":1495146920000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A framework for fast test generation at the RTL"],"prefix":"10.1109","author":[{"given":"Kelson","family":"Gent","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"314","article-title":"Improving atpg gate-level fault coverage by using test vectors generated from behavioral hdl descriptions","author":"krug","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966733"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.50"},{"key":"ref13","first-page":"100","article-title":"A control path aware metric for grading functional test vectors","author":"gent","year":"2003","journal-title":"Latin American Test Symposium (LATS) 2016 IEEE 17th"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297634"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.26"},{"journal-title":"Verilator","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894218"},{"key":"ref18","first-page":"1125","article-title":"Itc99 benchmark circuits - preliminary results","author":"davidson","year":"1999","journal-title":"Proc Int Symp Circuits & Systems"},{"journal-title":"Openrisc Web Page","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990286"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.53"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2217471"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270851"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.52"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401556"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.61"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116286"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.23"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582325"}],"event":{"name":"2017 IEEE 35th VLSI Test Symposium (VTS)","start":{"date-parts":[[2017,4,9]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2017,4,12]]}},"container-title":["2017 IEEE 35th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921795\/7928905\/07928942.pdf?arnumber=7928942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T04:25:07Z","timestamp":1496204707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7928942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vts.2017.7928942","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}