{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T00:01:38Z","timestamp":1768348898575,"version":"3.49.0"},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vts.2018.8368626","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:16:52Z","timestamp":1527805012000},"page":"1-6","source":"Crossref","is-referenced-by-count":28,"title":["Modeling and test generation for combinational hardware Trojans"],"prefix":"10.1109","author":[{"given":"Ziqi","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref33","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-11824-6","author":"tehranipoor","year":"2015","journal-title":"Counterfeit Integrated Circuits - Detection and Avoidance"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.369"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569368"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2157341"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898104"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593123"},{"key":"ref10","article-title":"The iscas'85 benchmark circuits and netlist format","volume":"25","author":"bryan","year":"1985","journal-title":"North Carolina State University"},{"key":"ref40","author":"yeh","year":"2012","journal-title":"Trends in the Global IC Design Service Market"},{"key":"ref11","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687424"},{"key":"ref13","first-page":"396","author":"chakraborty","year":"2009","journal-title":"MERO A Statistical Approach for Hardware Trojan Detection"},{"key":"ref14","author":"cornelia","year":"1987","journal-title":"Conditional Stuck-at Fault Model for PLA Test Generation"},{"key":"ref15","article-title":"Advancing the State-of-the-Art in Hardware Trojans Detection","author":"haider","year":"2017","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2727985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292302"},{"key":"ref18","first-page":"51","article-title":"Hardware Trojan Detection Using Path Delay Fingerprint","author":"jin","year":"2008","journal-title":"Proc HOST"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559047"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25659"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954989"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.22"},{"key":"ref2","article-title":"VCS: Industrys Highest Performance Simulation Solution","year":"2017","journal-title":"Synopsys Inc"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref1","article-title":"TetraMAX ATPG: Automatic Test Pattern Generation","year":"2017","journal-title":"Synopsys Inc"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059101"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593147"},{"key":"ref21","first-page":"8","article-title":"At-Speed Delay Characterization for IC Authentication and Trojan Horse Detection","author":"li","year":"2008","journal-title":"Proc IEEE Int Workshop on Hardware-Oriented Security and Trust"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2354293"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140242"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783766"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559037"}],"event":{"name":"2018 IEEE 36th VLSI Test Symposium (VTS)","location":"San Francisco, CA","start":{"date-parts":[[2018,4,22]]},"end":{"date-parts":[[2018,4,25]]}},"container-title":["2018 IEEE 36th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362837\/8368610\/08368626.pdf?arnumber=8368626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,2]],"date-time":"2023-09-02T22:50:30Z","timestamp":1693695030000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/vts.2018.8368626","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}