{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T15:56:21Z","timestamp":1725810981314},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vts.2018.8368637","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:16:52Z","timestamp":1527805012000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Exploiting built-in delay lines for applying launch-on-capture at-speed testing on self-timed circuits"],"prefix":"10.1109","author":[{"given":"Omar Al-Terkawi","family":"Hasib","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Crepeau","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Awad","sequence":"additional","affiliation":[]},{"given":"Andrei","family":"Dulipovici","sequence":"additional","affiliation":[]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]},{"given":"Claude","family":"Thibeault","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.20"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits (Frontiers in Electronic Testing)","year":"2005","author":"bushnell","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041834"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.28"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320085"},{"journal-title":"Clock signal propagation method for integrated circuits (ics) and integrated circuit making use of same","year":"2012","author":"awad","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"}],"event":{"name":"2018 IEEE 36th VLSI Test Symposium (VTS)","start":{"date-parts":[[2018,4,22]]},"location":"San Francisco, CA","end":{"date-parts":[[2018,4,25]]}},"container-title":["2018 IEEE 36th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362837\/8368610\/08368637.pdf?arnumber=8368637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T02:27:44Z","timestamp":1643164064000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vts.2018.8368637","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}