{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:53:02Z","timestamp":1761562382124},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vts.2018.8368641","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:16:52Z","timestamp":1527805012000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Efficient parallel testing: A configurable and scalable broadcast network design using IJTAG"],"prefix":"10.1109","author":[{"given":"Saurabh","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Jae","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jennifer","family":"Dworak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355560"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139171"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2016.15"},{"key":"ref16","first-page":"1","article-title":"IEEE Standard Testability Method for Embedded Core-based Integrated Circuits","year":"2005","journal-title":"IEEE Std 1850–2005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242034"},{"journal-title":"Tutorial IEEE 1687 IJTAG | Embedded Instruments ICL PDL | ASSET InterTech","year":"0","author":"crouch","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763228"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.811328"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288563"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966672"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033794"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035294"},{"key":"ref2","first-page":"1","article-title":"IEEE Standard for Test Access Port and Boundary-Scan Architecture - Redline","year":"2013","journal-title":"IEEE Std 1149 1–2013 (Revision of IEEE Std 1149 1-2001) - Redline"},{"key":"ref1","first-page":"1","article-title":"IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device","year":"2014","journal-title":"IEEE Std 1687–2014"},{"key":"ref9","first-page":"8","article-title":"UltraScan: using time-division demultiplexing\/multiplexing (TDDM\/TDM) with VirtualScan for test cost reduction","author":"wang","year":"2005","journal-title":"IEEE International Conference on Test 2005"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2608863"}],"event":{"name":"2018 IEEE 36th VLSI Test Symposium (VTS)","start":{"date-parts":[[2018,4,22]]},"location":"San Francisco, CA","end":{"date-parts":[[2018,4,25]]}},"container-title":["2018 IEEE 36th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362837\/8368610\/08368641.pdf?arnumber=8368641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,18]],"date-time":"2018-06-18T23:25:42Z","timestamp":1529364342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368641\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2018.8368641","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}