{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:39:09Z","timestamp":1762252749946},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vts.2018.8368647","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:16:52Z","timestamp":1527805012000},"page":"1-6","source":"Crossref","is-referenced-by-count":15,"title":["Staggered ATPG with capture-per-cycle observation test points"],"prefix":"10.1109","author":[{"given":"Yingdi","family":"Liu","sequence":"first","affiliation":[]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[]},{"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[]},{"given":"Jedrzej","family":"Solecki","sequence":"additional","affiliation":[]},{"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805826"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608984"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937825"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844111"},{"key":"ref15","first-page":"104","article-title":"Virtual compression through test vector stitching for scan based designs","author":"rao","year":"2003","journal-title":"Proc DATE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.39"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020158"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14726"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805828"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528044"},{"journal-title":"Simultaneous Self-Testing System","year":"1985","author":"bardell","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810763"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.21818"},{"key":"ref7","first-page":"37","article-title":"Built-in logic block observation techniques","author":"konemann","year":"1979","journal-title":"Proc LTC"},{"key":"ref2","first-page":"359","article-title":"Progressive random access scan: a simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc ITC"},{"key":"ref1","first-page":"50","article-title":"Testing VLSI with random access scan","author":"ando","year":"1980","journal-title":"Proc Compcon"},{"key":"ref9","article-title":"Full-scan LBIST with capture-per-cycle hybrid test points","author":"milewski","year":"2017","journal-title":"Proc LTC"}],"event":{"name":"2018 IEEE 36th VLSI Test Symposium (VTS)","start":{"date-parts":[[2018,4,22]]},"location":"San Francisco, CA","end":{"date-parts":[[2018,4,25]]}},"container-title":["2018 IEEE 36th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362837\/8368610\/08368647.pdf?arnumber=8368647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:23:13Z","timestamp":1643174593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vts.2018.8368647","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}