{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:48:19Z","timestamp":1725500899471},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vts.2018.8368655","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T18:16:52Z","timestamp":1527790612000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["IC layout weak point effectiveness evaluation based on statistical methods"],"prefix":"10.1109","author":[{"given":"Fang","family":"Lin","sequence":"first","affiliation":[]},{"given":"Ali","family":"Ahmadi","sequence":"additional","affiliation":[]},{"given":"Kannan","family":"Sekar","sequence":"additional","affiliation":[]},{"given":"Yan","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Ke","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2009.933437"},{"key":"ref6","first-page":"296","article-title":"DFM - don't care or competitive weapon?","author":"redford","year":"2009","journal-title":"ACM\/IEEE DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164956"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2015.0325"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2013.6552805"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2336216"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297627"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024740"}],"event":{"name":"2018 IEEE 36th VLSI Test Symposium (VTS)","start":{"date-parts":[[2018,4,22]]},"location":"San Francisco, CA","end":{"date-parts":[[2018,4,25]]}},"container-title":["2018 IEEE 36th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362837\/8368610\/08368655.pdf?arnumber=8368655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,18]],"date-time":"2018-06-18T19:25:38Z","timestamp":1529349938000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vts.2018.8368655","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}