{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:51:58Z","timestamp":1778169118388,"version":"3.51.4"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/vts.2018.8368657","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:16:52Z","timestamp":1527805012000},"page":"1-6","source":"Crossref","is-referenced-by-count":31,"title":["IR drop prediction of ECO-revised circuits using machine learning"],"prefix":"10.1109","author":[{"given":"Shih-Yao","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yen-Chun","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Yu-Ching","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yu-Cheng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Tsung-Shan","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Shang-Chien","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chien-Mo","family":"Li","sequence":"additional","affiliation":[]},{"given":"Eric Jia-Wei","family":"Fang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2015.7171706"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818798"},{"key":"ref12","article-title":"Power-Supply-Noise-Aware Test Pattern Analysis and Regeneration for Yield Improvement","volume":"e99 a","author":"han","year":"2016","journal-title":"IEICE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401549"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1172","DOI":"10.1145\/1403375.1403661","article-title":"Layout-aware, IR-drop tolerant transition fault pattern generation","author":"lee","year":"2008","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.45"},{"key":"ref16","first-page":"533","article-title":"Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design","author":"ahmed","year":"2007","journal-title":"Proc Design Automation Conference"},{"key":"ref17","first-page":"1028","article-title":"Low-capture-power test generation for scan-based at-speed testing","author":"wen","year":"2005","journal-title":"IEEE International Conference on TEST"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138773"},{"key":"ref19","article-title":"PSN-aware Circuit Test Timing Prediction using Machine Learning","author":"liu","year":"2016","journal-title":"IET Proc Computers and Digital Techniques"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310053"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597223"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282281"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297642"},{"key":"ref8","year":"2015","journal-title":"Apache RedHawk User Manual"},{"key":"ref7","author":"girard","year":"2010","journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"},{"key":"ref1","first-page":"524","article-title":"Noise in deep submicron digital design","author":"shepard","year":"1997","journal-title":"Proc international conference on Computer-aided design IEEE Computer Society"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391524"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF02478259"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10994-006-6226-1"},{"key":"ref21","year":"0","journal-title":"Fast Artificial Neural Network"}],"event":{"name":"2018 IEEE 36th VLSI Test Symposium (VTS)","location":"San Francisco, CA","start":{"date-parts":[[2018,4,22]]},"end":{"date-parts":[[2018,4,25]]}},"container-title":["2018 IEEE 36th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362837\/8368610\/08368657.pdf?arnumber=8368657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T02:51:49Z","timestamp":1643165509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vts.2018.8368657","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}